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Abstract—Invertible logic using a probabilistic magnetoresis-
tive device model has been recently presented that can compute
functions in bidirectional ways and solve several problems
quickly, such as factorization and combinational optimization.
In this paper, we present a design framework for invertible
logic circuits. Our approach makes use of linear programming
to create a Hamiltonian library with the minimum number
of nodes for small invertible-logic functions In addition, as the
device model is approximated based on stochastic computing in
synthesizable SystemVerilog, a faster simulation using the com-
piled SystemC binary is realized than a conventional SPICE-
level simulation and is verified using field-programmable gate
array (FPGA) as prototyping. Using our design framework,
several invertible-logic circuits are designed and emulated
(verified) in SystemC, exhibiting five order-of-magnitude faster
simulation than a conventional work.
keywords—Stochastic computing, Hamiltonian, SystemVer-
ilog model, FPGA
I. INTRODUCTION
Invertible logic has been recently presented for providing
a capability of forward and backward operations [1] as
opposed to typical binary logic for the forward operation.
It is designed based on underlying Boltzmann machines [2]
and probabilistic magnetoresistive device models (p-bits) [3]
whose input and output signals are represented by random bit
streams. The bidirectional computing capability is realized
by reducing the network energies of the machines with noise
control (e.g. a multiplier could be used as a factorizer in
the backward mode). Hence, several challenging problems
could be quickly solved, such as integer factorization (e.g.
cryptography problems [4]), combinatorial optimization (e.g.
wireless sensor networks [5]), and machine learning (e.g.
training neural networks [6]).
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However, there are several issues for designing large-
scale invertible logic circuits. The functions that operate
in bidirectional modes are defined by the Boltzmann ma-
chine configurations (Hamiltonians). A method of generating
Hamiltonian is limited to small function blocks, such as
Boolean logic [7], [8]. Another issue is the simulation
speed due to the complicated device model described at the
transistor level. In [9], the model is emulated in software
using a microcontroller, however, the simulation speed per
sample is not fast (e.g. 100 - 300 ms).
In this paper, a design framework for large-scale invertible
logic is presented in order to tackle the two main issues:
network configurations (Hamiltonians) and simulation speed.
For the small network configurations, a Hamiltonian library
is created based on linear programming (LP), which pro-
vides the minimum number of nodes in Hamiltonians for
basic functions including adders and nonlinear functions.
In addition, Hamiltonians of large functions (e.g. multipli-
cation) can be constructed by adding those of small func-
tion blocks. For faster simulations, the probabilistic device
model is approximated using stochastic computing [10]–[12]
in synthesizable SystemVerilog. Stochastic computing that
uses random bit streams realizes area-efficient computation
blocks (e.g. multiplication and tanh function) and has been
recently used for several applications, such as low-density
parity-check decoders [13]–[16], image processing [17],
[18], and deep neural networks [19]. As invertible logic may
operate as serial computing, stochastic computing efficiently
approximates the device model. Therefore, invertible logic
can be emulated (verified) in the compiled SystemC envi-
ronment and verified in the prototyping hardware (FPGA).
Using our design framework, two noise-control methods are
introduced and discussed in terms of convergence speed.
Our contributions are summarized: 1) the first design
framework for invertible logic from specification to sim-
ulation, 2) Hamiltonian design using linear programming
with the minimum number of nodes, and 3) five order-of-
magnitude faster simulation than conventional works. The
rest of the paper is as follows. Section II reviews invertible
logic with related works and discusses the current issues
of invertible logic design. Section III describes an overview
of the proposed design framework for invertible logic. Sec-
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Fig. 1. Invertible logic: (a) concept, (b) invertible AND, (c) Hamiltonian
of invertible AND, and (d) state probabilities when Y is fixed to 0.
LP and a method of designing large-scale invertible logic.
Section V models the probabilistic device model (p-bits)
using stochastic computing for fast simulation. Section VI
introduces two noise-control optimization methods for fast
convergence of invertible logic. Section VII evaluates the
proposed design framework with the conventional work in
several aspects, such as Hamiltonian and simulation speed.
Section VIII concludes the paper.
II. PRELIMINARY
A. Invertible logic
Fig. 1 (a) shows a concept of invertible logic realized
using Boltzmann machine and probabilistic bits (p-bits) [1].
Invertible logic circuits operate at forward and/or backward
modes, where functions are embedded using Hamiltonian
with inputs (xi ∈ {0, 1} (1 ≤ i ≤ p)) and outputs
(yi ∈ {0, 1} (1 ≤ i ≤ q)). Note that the 2’s complement
format is used to represent data in invertible logic throughout
this paper. For example, an invertible multiplier exhibits a
capability of multiplication with fixed inputs (forward mode)
and factorization with fixed outputs (backward mode). If
partial inputs and outputs are fixed, the invertible multiplier
operates as division.
Fig. 1 (c) shows a Hamiltonian of a two-input AND
corresponding to the gate shown in Fig. 1 (b). There are
three nodes, where weight values (J) between nodes and
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where the first two rows correspond to A and B and the last
row corresponds to Y . Hamiltonians of simple logic gates
can be obtained using ground-state spin logic [7], [8]. With
given h and J , each node (p-bit) probabilistically generates
an output (mi ∈ {−1, 1} (1 ≤ i ≤ l)), where l is the number
of nodes. mi is given by the following equations:
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where rnd (−1,+1) is a uniformly distributed random (real)
number between −1 and +1, sgn is the sign function (with
binary +1 or −1 outputs) and I0 is a scaling factor (an
inverse pseudo-temperature). As mi is represented in bipolar
format, “mi = +1” and “mi = -1” correspond to logic values
of ‘1’ and ‘0’, respectively.








By controlling noise levels using several parameters, such as
I0, H ideally decreases to the global minimum, leading to
desired inputs and/or outputs. Fig. 1 (d) shows an example
of the two-input invertible AND in the backward mode.
With fixing the output (Y ) to ‘0’ (“my = −1”), there are
three valid states (‘ABY’) of (‘000’, ‘010’, ‘100’). In this
simulation, the three valid states are obtained with almost
the same probability of 33%.
B. Related works
Table I summarizes comparisons of logic family character-
istics. Unlike conventional Boolean logic that realizes only
forward operations, invertible logic can realize bidirectional
(forward/backward) operations. The number of inputs and
outputs are flexible, while computation is deterministic or
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TABLE I
COMPARISONS OF LOGIC-FAMILY CHARACTERISTICS.
Logic family Operation Function representation I/O conditions Physical realization
Conventional Forward Boolean algebra n-input / m-output CMOS circuit
Reversible Forward / Backward BDD, matrix representation n-input / n-output Quantum circuit
Invertible Forward / Backward Hamiltonian n-input / m-output Probabilistic circuit
probabilistic in conventional and invertible logic, respec-
tively. Invertible logic is designed using a probabilistic de-
vice model and can be implemented using a magnetoresistive
device [1].
Reversible logic circuits are constructed of special gates
(such as Controlled NOT (CNOT) or Toffoli gates) having a
direct one-to-one mapping of inputs to outputs [20]. While
reversible logic gates allow for circuits to be built which
are bidirectional, they must be designed differently and do
not include standard gates (such as AND or OR gates) and
require different design methods, such as binary decision
diagrams (BDD) [21]. While both reversible and invertible
logic circuits reconstruct inputs from a given output value,
they differ at fundamental levels. Unlike invertible logic,
the number of inputs is equal to the number of outputs,
which could require additional outputs/inputs, such as even
a simple AND gate in reversible logic [22]. For physical
realization, gates of reversible logic used in quantum circuits
can be converted to standard binary logic that can be in turn
realized in standard CMOS.
C. Design issues with invertible logic
There are two main issues for large-scale invertible-logic
circuits. The first issue is a Hamiltonian design method.
Different from reversible logic, large-scale functions (e.g.
multiplication) are represented using a corresponding Hamil-
tonian as it is designed by adding small Hamiltonians based
on ground-state spin logic [7], [8]. However, a variety of
Hamiltonians is limited to small functions, such as AND.
In addition, there is no specific design method of creating
Hamiltonians corresponding to other functions. The second
issue is simulation speed. Small invertible logic circuits have
been designed and simulated at the transistor level [1] and in
a microcontroller (software) [9], which takes 100 - 300 ms
for a cycle of operation. For designing large-scale invertible
logic, slow simulation could be a critical issue. Especially,
as a control of noise effect, I0, in Eq. (2b) is required to
converge to a valid state (minimum energy), a parameter
search of the noise effect is required. A fast simulator allows
designers to find a good noise parameter quickly. In this
paper, these two issues are mainly tackled using the proposed
design framework for large-scale invertible circuits, such as
design methodology of large variety of Hamiltonians, fast
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Fig. 2. Proposed design framework for invertible logic.
III. DESIGN FRAMEWORK
Fig. 2 shows the proposed design framework for invertible
logic. Let us explain the framework from the beginning.
• First, a circuit design specification is defined, such as
desired functions and input/output bit widths.
• Second, a whole network Hamiltonian corresponding
to the function is generated based on a Hamiltonian
library. The Hamiltonian library is preliminarily created
using linear programming (LP) described in Section IV,
where Hamiltonians of small invertible logic circuits
are included in the library, such as logic functions and
adders. The whole Hamiltonian is obtained by adding
the small Hamiltonians using our custom Python tool.
• Third, the whole Hamiltonian is converted to the cor-
responding SystemVerilog model using SystemVerilog
primitive modules. The primitive modules are pre-
liminarily designed using stochastic computing [10]
described in Section V, where stochastic computing
approximates the probabilistic device model. The Sys-
temVerilog model generated using our custom Python
tool is synthesizable using commercial EDA tools, such
as Synopsys Design Compiler.
• Fourth, a test bench is created with noise control of pa-
rameters, such as I0. In invertible logic, the convergence
speed could be significantly changed due to the noise
control including hyper parameters, where a selection
of optimum parameters can reach the global minimum
4
Fig. 3. Example of Hamiltonians design of an invertible AND (Y = A∧B)
using linear programming (LP).
energy. Two noise-control methods are introduced in
Section VI.
• Fifth, the invertible logic circuit using the SystemVer-
ilog model is verified (emulated) using Verilator [23]
that is faster than SPICE simulations and interpreted
Verilog simulations, where Verilator compiles SystemC
test benches and the SystemVerilog models. Using the
fast simulation environment, hyper parameters for fast
convergence to the global minimum can be optimized
(noise-control optimization) described in Section VI.
In addition, the SystemVerilog model can be verified
using FPGA boards for quite large invertible circuits
as prototyping through commercial FPGA design tools,
such as Xilinx Vivado.
IV. HAMILTONIAN DESIGN
A. Hamiltonian library of small invertible logic using linear
programming (LP)
Hamiltonians of small functions blocks, such as logic
gates, are obtained using linear programming (LP). Fig. 3
illustrates an example of Hamiltonian design of an invertible
AND (Y = A ∧ B). There are total eight states that are
divided into valid and invalid states based on the AND
function.
Let us explain a procedure of generating a Hamiltonian us-
ing the invertible AND. The inputs (xi ∈ {0, 1} (1 ≤ i ≤ p))
and the outputs (yi ∈ {0, 1} (1 ≤ i ≤ q)) are defined
shown in Fig. 1 (a). First, logical values are converted
to bipolar format as mi. Second, an energy of each state
(Ek (1 ≤ k ≤ (l+ l(l− 1)/2))) is defined based on Eq. (3),
where l is a summation of input and output bit widths. In this
case, l is 3 and the maximum k is 6. In invertible logic, the
energies of the valid states must be equal to the minimum


















HAMILTONIAN LIBRARY GENERATED USING LP.
Function Minimum number of nodes
AND, OR, NAND, NOR 3
XOR, XNOR, HA 4
FA 5
n-bit adder (3n+ 1)
n-input bitcount n+ dlog2(n+ 1)e
n-bit ReLU 2n
where d is the energy difference between Emin and the
second minimum energy. Third, the objective function is
maximizing d using LP in order to obtain hi and Jij as
follows:
maximize d (5)
subject to Eq.(4), (6)
where mi and mj are constants and hi, Jij , E and d are
variables.
Listing 1. A part of python code of LP with PuLP for the invertible-AND
Hamiltonian.
import pulp
problem = pulp.LpProblem(’and’, pulp.LpMinimize)






for r in range(3): # Object function
H_hp = H_hp + arr[0][r]*h[0][r]
for r in range(2):
ccc = r+1
for c in range(ccc,3):
H_jp = H_jp + arr[0][r]*arr[0][c]*j[0][0]
problem += (-1)*H_hp-H_jp-E
for i in range(0,col): # Constraint conditions
if IN_A*IN_B == OUT_C:
///
problem += (-1)*H_h-H_j-E == 0
else:
///
problem += (-1)*H_h-H_j-E-1 >= 0
status = problem.solve() # Solving this LP
Hamiltonians are obtained using LP with PuLP [24]. List-
ing 1 shows a part of python code of LP for the invertible-
AND Hamiltonian. Using this method, Hamiltonians of
small functions blocks are obtained in Table II. The number
of nodes is the summation of input and output bit widths.
These numbers are the minimum value because there is not
auxiliary bit (node). Note that the auxiliary bits are extra
bits except the input and the output bits (see Fig. 5 (a)).
In addition to the logic functions and the adders, Hamilto-
nians of several unique functions, such as bitcount function
and Rectified Linear Unit (ReLU) function can be obtained
using LP. The reason of creating these Hamiltonians is















Fig. 4. Examples of Hamiltonian that could be used for machine learning:
(a) bitcount function with 6 inputs of (x1, x2, ..., x6) and a 3-bit unsigned
output of Y = (y2, y1, y0) and (b) 5-bit ReLU function with a 5-bit signed
input of X = (x4, x3, x2, x1, x0) and a 5-bit signed output of Y =
(y4, y3, y2, y1, y0) in 2’s complement format.
building blocks in neural networks [25]–[27]. Both functions
are activation functions of neural networks, where the bit-
count function is used in binary neural networks. By using
these building blocks, invertible logic could be applied for
machine learning, especially training neural networks using
the bidirectional operations of invertible logic [6].
Fig. 4 (a) shows a Hamiltonian example of a 6-input
bitcount function with 6 inputs of (x1, x2, ..., x6) and a 3-
bit unsigned output of Y = (y2, y1, y0) in 2’s complement
format. The invertible bitcount circuit can realize Y =∑6
i=1 xi in forward and backward modes. Fig. 4 (b) shows
a Hamiltonian example of a 5-bit ReLU function with a
5-bit signed input of X = (x4, x3, x2, x1, x0) and a 5-bit
signed output of Y = (y4, y3, y2, y1, y0), where the function
of ReLU is defined by Y = max(0, X).
B. Hamiltonian construction for large invertible logic
Hamiltonians of large and/or complicated functions, such
as multiplication, cannot be directly generated using LP
because of linear separability problems. Hence, auxiliary
bits are required to create such Hamiltonians. The whole










where hk and Jk represent a Hamiltonian corresponding to
a small circuit, such as AND, HA, and FA.
Fig. 5 shows an example of Hamiltonians of a three-input
AND logic. The Hamiltonian is obtained by adding two
J a b c d e
a ‐1 2 0 0
b ‐1 2 0 0
c 2 2 0 0
d 0 0 0
e 0 0 0 0
J a b c d e
a 0 0 0 0
b 0 0 0 0
c 0 0 ‐1 2
d 0 0 ‐1 2
e 0 0 2 2
+ =
J a b c d e
a ‐1 2 0 0
b ‐1 2 0 0
c 2 2 ‐1 2
d 0 0 ‐1 2
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Fig. 5. Hamiltonian design example of a three-input invertible AND by
adding two Hamiltonians of two-input AND gates: (a) block diagram using
two 2-input AND gates, (b) of h, and (c) addition of J .
Hamiltonians of the two-input AND logic. In this case, there
are an additional connection (c) that becomes an auxiliary
bit. If the Hamiltonian is directly created from the three-
input AND logic, the auxiliary bit could be removed, leading
to the minimum number of nodes. When the number of
nodes is increased due to the auxiliary bits, the hardware of
invertible logic could be larger and the convergence speed
could be slower.
For designing Hamiltonians of large invertible logic, a
circuit architecture is a important factor that can affect the
performance of invertible logic. Fig. 6 (a) shows a 4x4-bit
unsigned multiplier architecture based on a simple adder-
based structure. This design includes (2×4) inputs, 8 outputs
and 32 internal connections. The Hamiltonian is obtained
by adding that of AND and FA generated using LP. The
number of nodes in the Hamiltonian is 48. The number
of internal connections (auxiliary bits) is exponentially in-
creased when the input bit width is increased because of
horizontal and vertical internal connections. Note that a well-
known Wallace-tree structure for fast multiplier design in
conventional logic [28] causes a larger number of internal
signals (nodes) than the adder-based structure.
In order to obtain smaller number of nodes, the proposed
multiplier is designed using the bitcount circuits as shown
in Fig. 6 (b). As there is no internal connection in the
bitcount circuit, the vertical internal connections can be
eliminated, leading to smaller number of nodes. In case of
the 4x4-bit multiplier, the number of internal connections
(auxiliary bits) decreases to 26 and hence the total number
of nodes decreases to 42. The reduction method is much
more effective in larger multipliers.
Fig. 7 compares the number of nodes in invertible mul-
tipliers (factorizers). The number of nodes is exponentially
increased in the conventional adder-based multiplier because




Fig. 6. 4x4-bit unsigned multiplier architecture for constructing Hamilto-
nians: (a) adder-based structure and (b) bitcount-based structure (proposed)
that decreases the number of vertical interconnections (auxiliary bits).
are required. As the proposed bitcount-based structure elim-
inates the vertical internal connections, the number of nodes
is almost linearly increased, leading to significant reductions
in the number of nodes. As a result, the number of nodes
in the 4x4-bt and the 12x12-bit multipliers are reduced by
80.6% and 89.1%, respectively. The detailed evaluation is
described in Section VII-E.
V. SYSTEMVERILOG MODEL USING STOCHASTIC
COMPUTING
A. Binary and integral stochastic computing
In invertible logic, p-bits operate based on Eq. (2) with
bias values (h) and weight values (J) of Hamiltonians. In
order to realize faster simulations than conventional works
at the transistor level [1] and Microcontroller (software) [9],
a SystemVerilog model corresponding to Eq. (2) is created.
Fig. 7. Number of nodes in invertible multipliers (factorizers). The
proposed structure realizes almost a linear growth of nodes in proportion to
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y = E[Y] = 8/8
a = E[A] = 16/8
Binary stochastic bitstream (bipolar coding)
Integer stochastic
bitstream
Fig. 8. Binary and integral stochastic computing in bipolar coding: (a)
a multiplier of an integer stochastic bitstream and a binary stochastic
bitstream (y = a ∗ s), and (b) a stochastic tanh function realized using
a saturated updown counter.
The SystemVerilog model is designed based on binary and
integral stochastic computing [10], [19].
In stochastic computing, data values are represented by
frequencies of ‘1’ in bit streams. Let us denote by S ∈
{0, 1} a random bit streams. A real number, s ∈ [−1 : 1],
is represented by (2 ∗ E[S] − 1) in binary stochastic com-
puting in bipolar format, where E[S] denotes the expected
value of the random variable, S. In contrast, in case of
integral stochastic computing, one or more bit streams are
concurrently used to represent data values in larger ranges
than that of binary stochastic computing. Let us denote by
X ∈ {−r,−(r − 1), ..., r} a random bit streams, where
r ∈ {1, 2, ...}. A real number, x ∈ [−r : r], is represented
by E[X] in signed format, where E[X] denotes the expected










































from random number generator
Fig. 9. Spin-gate circuit (SystemVerilog model) using stochastic computing,
which corresponds to Eq. (10).
Stochastic computing realizes several functions, such as
addition, multiplication and nonlinear functions (See detail
in [12]). Fig. 8 (a) shows a multiplier of an integer stochastic
bitstream and a binary stochastic bitstream (y = a ∗ s) de-
signed using a two-input multiplexor. Fig. 8 (b) shows a tanh
function block (Stanh) using a finite state machine (FSM)
in stochastic computing. The tanh function is approximated










where 2 ·NT is the total number of states of the FSM. The
Stanh block is designed using a saturated updown counter
in hardware.
B. Spin-gate circuit for modeling p-bits
Fig. 9 shows a spin-gate circuit (SystemVerilog model)
using binary and integral stochastic computing. This model
approximates the original equation of Eq. (2) as follows:
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, (10a)













where I0 of Eq. (2) corresponds to NT . In addition, the
weighted noise source with corresponding weight denoted as
wrnd is an additional parameter from Eq. (2). The weighted
noise source is generated using a random number generator
[29]. The model is designed as an extended version of
[30], [31], which can support controlling I0 using NT . The
inputs and the output of the spin-gate circuits (mi) are
represented in binary stochastic computing in bipolar format
as stochastic bit streams, si = (1 +mi)/2. Instead, integral
stochastic computing is exploited inside the spin-gate circuits














Fig. 10. Monotonic noise reduction (MNR) with grid search. The noise,
wrnd, is linearly decreased in order to converge energy to the global
minimum.
model is fully designed using stochastic computing, it is
synthesizable for standard digital CMOS circuits.
VI. NOISE-CONTROL OPTIMIZATION
In invertible logic, it is important to control noise effects in
order to reach the global minimum of energy (Hamiltonian).
To converge node states to that at the global minimum,
NT and/or wrnd of Eq. (10) can be controlled as noise
optimization. In this paper, wrnd is selected to be controlled
for two scenarios.
A. Grid search on monotonous noise reduction (MNR)
To find the optimum control of wrnd, a grid search is
used as shown in Fig. 10. In the grid-search method, wrnd
is linearly decreased using four parameters as follows:
• RND WEIGHT : the maximum value of wrnd
• RND STEP : the amount of noise drops
• Ns : the number of noise drops defined by
2RND DECAY−1
• T : the number of cycles at the same wrnd
These four parameters are swept in order to converge energy
to the global minimum. The monotonic noise reduction
(MNR) method derives from [32] that monotonically in-
creases I0. This method is simple, but it requires long
simulation time to find good noise parameters. The detailed
simulation results are summarized in Section Section VII-D.
B. Tuning Parameter Repeat (TPR) with pulsed noise
In order to reduce the simulation time of finding good
noise parameters, Tuning Parameter Repeat (TPR) is intro-
duced. In this method, a short pulsed noise is repeatedly
applied as opposed to MNR based on grid search. Fig. 11
shows a noise control based on TPR with an example
of factorization of 756 (in A × in B). In TPR, wrnd is
decreased from large to small as a one shot. There are three
parameters in TPR as follows:
• RND WEIGHT : the maximum value of wrnd














Fig. 11. Noise control based on Tuning Parameter Repeat (TPR) with an
example of factorization of 756 (in A × in B). A short pulsed noise is
repeatedly applied to obtain the correct values. In this case, at the third
trial, correct input values of 27 and 28 are obtained.
TABLE III
COMPARISONS OF NUMBER OF NODES IN HAMILTONIAN.
Conventional [33] Proposed
AND 3 3
Full adder 14 5
32-bit adder 434 97
• T : cycles at large or small noise
Hence, a cycle of one shot is (2 ∗ T +RND STEP ).
As invertible logic is probabilistic, the results (energies)
can be different, if the same noise parameter is applied.
This example shows a factorization of 756 using TPR with
RND WEIGHT=6, RND STEP=4, and T=6. The tuning
parameters were determined using simulations of a small
invertible factorizer and can be applied to larger invertible
factorizers. In this example, at the first and second trials, the
correct input values of in A and in B are not obtained. In
contrast, at the third trial using the same noise parameters,
the correct input values of 27 and 28 are obtained. The
comparison results with the grid search are summarized in
Section VII-D.
VII. EVALUATION
A. Comparisons of Hamiltonian
The Hamiltonian library is created using LP with PuLP
[24] in AMD Opteron 6282 SE (2.6 GHz) used for all
the simulations. Table III summarizes the number of nodes
in Hamiltonians in comparison with a conventional work
[33]. The conventional method is based on [1] that uses
auxiliary bits and a handle bit to create Hamiltonians,
causing larger number of nodes. In contrast, the proposed
method using LP generates the minimum number of nodes
for the Hamiltonians of AND, FA, and 32-bit adder. The
number of nodes in FA and the 32-bit adder are reduced
(a)
(b)
Minimum energy = -14
Minimum energy = -14
2
6
Fig. 12. Simulation results of a seven-input bitcount function in the
backward mode with MNR. Given a fixed output of Y , seven inputs are
correctly obtained at : (a) Y = 2 and (b) Y = 6.
(a)
(b)
Minimum energy = -28
121
Minimum energy = -28
Fig. 13. Simulation results of a 10-bit ReLU function in the backward
mode with MNB. Given a fixed output of Y , 10-bit inputs are correctly
obtained at: (a) Y = 121 and (b) Y = 0.
by 64.3% and 77.7%, respectively, in comparison with the
conventional method.
B. Simulation of invertible logic circuits
Invertible logic circuits are simulated using our Sys-
temVerilog model with the compiled SystemC binary in
Verilator [23] and SystemC-2.3.2. Verilator is a fast Verilog-
HDL simulator running on C++ and SystemC, which ac-
cepts synthesizable Verilog-HDL and SystemVerilog. Fig. 12
shows simulated waveforms of a seven-bit bitcount funci-
ton in the backward mode. The output of Y is fixed in








Fig. 14. Factorization results using SystemVerilog model with : (a) (A×
B) = 182 and (b) (A×B) = 598. In both cases, the outputs are correctly
factorized. The noise-control parameters are obtained based on the grid
search.
Y = 2 and Y = 6 with a noise control of MNR,
where RND WEIGHT = 16, RND STEP = 2, Ns = 7,
and T = 10 are used. When the energy defined by Eq. (3)
reaches the global minimum of −14, the correct inputs are
obtained.
Fig. 13 show simulated waveforms of a 10-bit ReLU
function in the backward mode with the same noise control
used in the previous simulation. When the output of Y is
fixed to 121 in Fig. 13 (a), the input of X reaches the
correct value of 121 at the global minimum energy of −28.
In contrast, when the output is fixed to 0 in Fig. 13 (b),
the input can be any negative values as the correct values
because of the function: Y = ReLU(X) = max(0, X).
Fig. 14 shows simulated waveforms of the invertible
factorizer (adder-based) based on the architecture of Fig. 6
(a). For small invertible-logic circuits simulated in the pre-
vious paragraph, it is easy to reach the global minimum
energy with many different noise parameters. In contrast, for
large invertible-logic circuits, such as invertible multipliers,
specific noise parameters are required for the convergence.
In order to converge to the global minimum, first, the grid
search on MNR is used to find the optimum control of
wrnd of Eq. (10). The total number of cycles is 9.5 × 107
in the grid search to find the optimum noise parameters
on MNR. In case of (A × B) = 182, wrnd is reduced
with RND WEIGHT = 8, RND STEP = 1, Ns = 7, and
T = 128. In contrast, in case of (A × B) = 598, wrnd
is reduced with RND WEIGHT = 16, RND STEP = 1,
Ns = 15, and T = 64. Depending on the outputs (A×B),
the optimum noise parameters are different, causing long
convergence time, even though our fast simulation environ-
TABLE IV








4-bit 100 - 300 ms 5.3 µs
10-bit N/A 26 µs
32-bit N/A 774 µs
ment is used. The evaluation of noise control is described
in Section VII-D.
C. Comparisons of simulation speed
Table IV summarizes the simulation time per sample
(cycle) in a 2x2-bit invertible multiplier (factorizer). In the
conventional work [9], the complicated device models of
Eq. (2) are realized using software running on a microcon-
troller. The sample time is slow, such as 100− 300 ms. In
such the environment, a noise-control optimization of I0 for
convergence to the global minimum requires significantly
large time.
In contrast, our SystemVerilog model using stochastic
computing is simulated as the emulation of the device
model in Verilator and SystemC-2.3.2. As a result, the cycle
(sample) time is around 5.3 µs, leading to around five order-
of -magnitude reductions. As opposed to the conventional
work, larger invertible multipliers can be also designed and
simulated, such as 32 bits.
D. Comparisons of noise control in invertible multipliers
Table V summarizes the total number of cycles and the
simulation time of invertible multipliers with different noise
controls described in Section VI. The total number of cycles
are ones until good noise parameters for convergence are
obtained. Using the grid search, both total number of cycles
and the simulation time are significantly increased as the
bit width is increased. As a result, in larger invertible logic
circuits, it is hard to converge to the global minimum and
hence obtain correct values.
In contrast, using TPR, both total number of cycles and
the simulation time are negligibly increased as the bit width
is increased. In case of the 16-bit invertible multiplier, the
simulation time is a five order-of-magnitude faster than that
of the grid search. The gap of the simulation time can be
larger as the bit width is increased. Hence, TPR would be
more effective for larger invertible logic circuits.
E. FPGA implementation for prototyping
As the SystemVerilog model is synthesizable, invertible
logic circuits can be evaluated using FPGA as prototyping.
Table VI summarizes the synthesis results of invertible logic
circuits in Xilinx Vivado 2016.4 for Digilent Genesys 2 with
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TABLE V
SIMULATION TIME OF INVERTIBLE MULTIPLIERS WITH DIFFERENT NOISE CONTROLS IN SYSTEMC.
Grid search Tuning parameter repeat (TPR)
Total cycle Simulation time [s] Total cycle Simulation time [s]
4-bit × 4-bit (8-bit) 2.7× 103 5.9× 102 27
5-bit × 5-bit (10-bit) 9.5× 107 5.2× 103 1.9× 103 65
6-bit × 6-bit (12-bit) 7.8× 103 8.9× 103 69
7-bit × 7-bit (14-bit) 7.6× 108 9.4× 104 4.2× 104 120
8-bit × 8-bit (16-bit) 1.2× 1010 1.7× 106 2.9× 105 180
TABLE VI
SYNTHESIS RESULTS OF INVERTIBLE LOGIC CIRCUITS IN DIGILENT GENESYS 2.
LUT FF Number of nodes Number of non-zero weights in Hamiltonian Number of maximum
connections per node
32-bit invertible adder 9,583 2,133 128 632 8
64-bit invertible adder 18,324 3584 256 1,272 8
7-bit bitcount 1,008 404 10 45 9
10-bit ReLU 2,277 558 20 74 18
16-bit invertible multiplier 15,430 2,901 756 1,440 16
(adder-based)
32-bit invertible multiplier 62,969 9,393 3,072 6,288 32
(adder-based)
32-bit invertible multiplier 58,929 5,832 423 8,530 36
(bitcount-based)
the clock frequency of 100 MHz. As the clock cycle is 100
MHz, the sample time is 10 ns that significantly increases
simulation speed in comparison with the conventional work
and the proposed SystemC summarized in Table IV. Note
that generating bitstream files for FPGA takes much longer
time than compiling to the SystemC binary files. Therefore,
the SystemC-based environment is useful for small invertible
circuits while the FPGA environment is useful large ones
that require longer simulation time.
Considering the hardware resources, in general, the num-
ber of LUTs and FFs are large when the number of nodes
and non-zero weights in Hamiltonian are large. Note that
the number of non-zero weights are obtained from h and
J of Hamiltonians. When adder-based and bitcount-based
invertible multipliers are compared, the number of nodes in
the bitcount is significantly smaller than that of the adder-
based structure as described in Fig. 6. In contrast, the number
of non-zero weights are larger because of denser matrix of J .
As a result, the bitcount-based invertible multiplier reduces
LUT by 7% and FF by 38% in comparison with the adder-
based one.
VIII. CONCLUSION
In this paper, we have presented the design framework for
large-scale invertible logic. The Hamiltonian library created
using linear programming provides the minimum number
of nodes in Hamiltonians for basic functions, where the
library includes Boolean logic, adders, bitcount, and ReLU
functions. As a design example of a large invertible logic
circuit, the Hamiltonians for invertible multipliers (factor-
izers) are constructed using the library, resulting in more
than 80% reduction in the number of nodes in comparison
with that of the conventional structure. For fast simulations,
the probabilistic device model used for invertible logic is
approximated using stochastic computing in SystemVerilog
running with the compiled SystemC binary, providing almost
five orders-of-magnitude reductions in simulation time in
comparison with the conventional environment. In our fast
simulation environment, the tuning-parameter repeat method
as noise-control optimization is introduced, reducing the
convergence time by five orders-of-magnitude in comparison
with the grid search method.
Invertible logic was recently presented to demonstrate
integer factorization in 2017 [1] and have been studied in
several aspects, such as scalability, applications, and imple-
mentations. The scalability has been studied and discussed in
[32]; however, optimization algorithms for specific problems
(e.g. graph coloring) have not been studied and would be
a future research. One of the possible applications could
be machine learning, especially training neural networks
using the bidirectional operations of invertible logic [6].
In future prospects, our design framework would be useful
as a design and test tool for implementing invertible logic
with the probabilistic magnetoresistive devices. In addition,
larger invertible logic circuits using stochastic computing
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